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21.8 A 128x2 CMOS Single-Photon Streak Camera with dark count rate (DCR). Afterpulse probability was contained
Timing-Preserving Latchiess Pipeline Readout below 20% by sizing TQ for a dead time of 40ns and by choosing a
gating window that satisfies the inequality TG < TD < TDT-
Maximilian Sergio, Cristiano Niclass, Edoardo Charbon The pixel schematic in the latchless pipeline for time-correlated
Ecole Polytechnique Federale de Lausanne (EPFL), Lausanne, Switzerland operation is depicted in Fig. 21.8.3. When there is no activity on
the preceding delay line, signal "VIN," is at logic level L, hence
Emerging imaging techniques in physics, molecular biology, and the gate of source-degenerated transistor T, is L, thus the imped-
medical science are placing growing pressure on optical sensor ance at node X is dominated by the impedance at the drain of T,
technology. In particular, time-resolved imaging and other high- In our design such impedance has been calculated to be lOkQ and
precision solutions are demanding picosecond timing accuracies it has the function of the pull-up resistance R, of Fig. 21.8.2.
and high sensitivities [1]. Recently, the introduction of monolith- When a photon is detected, a pulse is originated at this point and
ic CMOS single-photon avalanche diodes (SPADs) has enabled propagates towards the remainder of the delay line. When there
this level of performance at a fraction of the cost [2]. This trend is activity on the delay line, a logic transition L to H on VIN1
has accelerated with the emergence of increasingly larger arrays occurs, thus causing X to become a low impedance node. During
of SPADs. In [3] a hybrid approach was adopted; by means of an this time any photon detected in this stage will have no effect on
ad hoc 3D technology, silicon SPAD arrays are connected to banks traveling pulses, but it will inject spurious pulses onto the line
of counters implemented in CMOS. In [4] a monolithic CMOS when it is at logic level L, hence the need for gated SPAD opera-
SPAD array was proposed with random-access, pixel readout. tion. To avoid ghost pulses, an appropriately sized NMOS was
This approach, though simple and highly timing-accurate, is lim- added to the cathode of the diode. A simplified timing diagram to
ited in that only one pixel can be accessed at any time. Lately, an operate the 8-stage delay line is shown in the inset of Fig. 21.8.3.
event-driven readout mechanism was proposed. In this approach, Controls DSEL and TUNE are used for coarse- and fine-tuning of
a pixel uses the column as a bus to transmit photon detection tim- the delay line, respectively. The goal is to compensate for techno-
ing and pixel-specific ID. The bandwidth of the bus limits howev- logical variations and temperature in a calibration loop.
er, limits the saturation performance of this method [5].
The sensor is also equipped with simultaneous intensity detec-
In this paper we present a new mnethod to simultaneously detect tion based on time-uncorrelated photon counting. To implement a
all the photons impinging upon a column while preserving their pitch of 25im, a single bit counter has been added in each pixel.
arrival times with timing accuracies comparable to random- The counter comprises a flip-flop and a shadow latch used to read
access readout. In this approach, depicted in Fig. 21.8.1, pulses out the bit sequentially while in counting mode. Figure 21.8.4
fired by individual SPADs are injected into a latchless timing- shows a detail of the time-uncorrelated photon counting mecha-
preserving delay line. To avoid time-domain aliasing, every SPAD nism. Again, the output at the bottom of the column is in reverse
has a gating mechanism that enables firing in a programmable order, however, in this case N = 128 was chosen for simplicity
time window - in our design 20 to 30ns. At the bottom of the line, since the timing jitter of the output shift register is not critical to
the time of arrival (TOA) of each detected photon is determined iLeLiymaueet
in reverse order accounting for possible pixel non-firing. A pulse intensity measurement.
in positionj exits the line at time t =j tD with an added term rSPAD A micrograph of the streak camera is shown in Fig. 21.8.5. The
+ rJ + TOA() , where
-D is the stage delay, TSPAD and % are the chip was fabricated in 0.35pm CMOS technology with a total area
delay of the detector and of the injection circuit, respectively. An of 4.1x1l.lmm2. The sensor is controlled by a logic circuit imple-
external time discriminator is used to process TOA(j) with laten- mented in a Xilinx SpartanTm FPGA, while the time discrimina-
cy L = ND, where N is the number of stages. Assuming that the tion function is performed by a 6GHz LeCroy WaveMasterTM
delays -CD are independent identically-distributed random vari- 8600A oscilloscope. To identify all the sources of time uncertain-
ables, and that jitter is not amplified by subsequent stages, the ty, the timing jitter of a pipeline stage, SPAD, and injection cir-
measurement uncertainty at positionj becomes &Y[TOA(j)] = (N - cuit were measured separately, yielding averages of 44.5ps, 64ps,
j - 1) &(5(D) + & (TSp) + &(6 INJ)withj = [0, N-1]. Based on perform- and 60.4ps, respectively. In Fig. 21.8.6 a plot is shown of the over-
ance and architectural complexity considerations, we used 16 all time uncertainty and DCR as a function of the pixel position
delay lines of 8 stages each to achieve a worst-case jitter of 145ps in the array and operating biases. Coarse and fine tuning used to
and latency smaller than 225ns for a throughput of adjust the delay line were left unchanged for up to 10 hours of
4OMSample/s. operation and the jitter was measured at regular intervals over
several days. The inset of Fig. 21.8.6 shows a plot of timing uncer-
The pixel implemented in this design comprises a SPAD and cir- tainty variation over time; the measured variations were within
cuitry for pulse forming and injection. A SPAD is a pn junction ±4ps with a temperature variation of less than ±5'C. An external
biased above breakdown, so as to exhibit virtually infinite optical feedback loop may be utilized to compensate the absolute delay
gain. In this condition, the diode operates in so-called Geiger for temperature and technology variations. The table of Fig.
mode. The cross-section of the junction used in this design is 21.8.7 lists all tested parameters relevant to the pixel detector
shown in Fig. 21.8.2; details on the physical design and optimiza- and the overall test results for the streak camera.
tion of the device are found in [4] and [5]. When a photon is
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Figure 21.8.1: Readout mechanism: when photons are detected, every pixel may inject
a pulse into delay line A. The time of arrival (TOA) of each detected photon is pipelined
outside the array in reverse order starting with the (N-1)"h. The absence of a pulse Figure 2182: Cross-section of the SPAD pn junction and schematic of the quenching
indicates that the corresponding SPAD did not fire. An example of the measured circuitry. The output of the inverter drives a gated pull-down circuit (transistors TPD,
output is shown in the inset with respect to the gating signal. TG), where resistance Rpu acts as the pull-up.
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Figure 21.8.3: Simplified schematic of a pixel in the latchiess pipeline for time-corre- Figure 21.8.4: Detail of uncorrelated single photon counting mechanism. Global signal
lated operation. The signal BIAS controls the propagation delay from the previous pixel RESET is used to reset all the single-bit counters of the imager. RC forces the system
in the column. GATE activates the SPAD and the pull-down NMOS. DSEL and TUNE are to operate in counting or readout mode. During readout mode the shadow latches are
the coarse and fine delay controls. chained into a 128b shift register. The data are reorganized externally in an FPGA.
400
Jitter@VE=3.3V 200
350 t Jitter@)VE=2.3V 160
32 DCR(aVE=243V Jitter variation [ps]250 L2 * 4 6 8 tO200
150
s||| - | | 100t 2
100 2000
0 0
1000
500
0 20 40 60 80 100 120
Pixel
Figure 21 .8.6: Absolute time uncertainty and DCR over the whole array as a function of
Figure 21.8.5: Mlicrograph of the streak camera. The inset shows a detail of a pixel. excess bias and supply voltage at room temperature. The inset shows jitter variability
The circuGilt, fabriciated inl 0.35pm CMOS technology, has a surface of 4l1xl.lmm2. over time.
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Parameter Symbol Min. Typ. Max. Unit Condition
Photon detection PDP 40 % Ve=3.3V, X=460nm
probability 35 Ve=4.0V, X=460nm
Sensitivity spectrum 350 800 nm
Pixel Mean dark count rate DCR 750 Hz
Fill factor 8.8 %
Jitter variation w.r.t. A c(,D)/ AVe 30 ps/ Ve = 2.3V - 3.3V
excess bias voltage
Tuning range TD 20 30 ns
Pipeline stage jitter a() 44.5 ps
jitter variation due to Aa(,D) 5 ps
Pipeline technological mismatch
Jitter variation w.r.t. power A(D)/AVDD 12.5 psN VDD = 3.OV - 3.8V
supply
Overall time uncertainty 88 145 ps
Repetition rate 40 MHz
TCSPC Range R 20 30 ns
Readout line length 8 pixels
Power dissipation P., 1 mW
Integration time 25 10' ns
Counter resolution 1 bit
Photon Shadow latch 1 bit
Couting
Readout line length 128 pixels
Counter readout clock 80 MHz
Figure 21.8.7: Performance summary for the system and its components.
All measurements were conducted at room temperature.
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